# Structural VHDL Implementation of Wallace Multiplier 

Jasbir Kaur, Kavita


#### Abstract

Scheming multipliers that are of high-speed, low power, and standard in design are of substantial research interest. By reducing the generated partial products speed of the multiplier can be increased. Several attempts have been made to decrease the number of partial products generated in a multiplication process. One of the attempt is Wallace tree multiplier. This paper aims at designing and implementation of Wallace tree multiplier. Speed of Wallace tree multiplier can be enhanced by using compressor techniques. By minimizing the number of half adders and full adders used in a multiplier reduction will reduce the complexity.


Index Terms—Adder, Full adder, Half adder, Multiplier, Ripple Carry adder, Structural, Wallace Tree.

## 1 INTRODUCTION

THIS digital signal processing (DSP) is one of the core technologies in multimedia and communication systems. Many application systems based on DSP, especially the recent next-generation optical communication systems, require extremely fast processing of a huge amount of digital data [2]. Multiplication operation is essential in DSP Applications. Multiplication requires large processing time than the addition and subtraction. The multipliers play a key role in arithmetic operations in digital signal processing applications [6].Hence the need of low power multipliers has increased. C.S.Wallace suggested a fast multiplier during 1964 with the combination of half adders and full adders. During that period the need for low power designs was not up to the mark, but in coming years the need for compatible and advanced systems made a demand for the new designs of basic circuits with low power, delay and fast working [4]. This paper basically describes a method of implementation of Wallace Tree Multiplier explaining the use of half and full adders for addition of intermediate product terms obtained after the multiplication of two nibbles ( 4 bits). In this paper multiplication of $4 \times 4$ numbers and $8 \times 8$ numbers are presented. The structure of Wallace Tree Multiplier is explained for $4 \times 4$ multiplier and $8 \times 8$ multiplier and their simulation results are also shown.

The simulation of this Wallace multiplier is done using Modelsim simulator. The waveforms of the results are shown along with the product bits obtained after multiplication.

[^0]
## 2 MULTIPLIER

A basic multiplier consists of three parts (i) partial product generation (ii) partial product addition and (iii) final addition. A multiplier essentially consists of two operands, a multiplicand " A " and a multiplier " B " and produces a product " P ". In the first stage, the multiplicand and the multiplier are multiplied bit by bit to generate the partial product terms. The second stage is the most important, as it is the most complicated and determines the overall speed of the multiplier. This stage includes addition of these partial product terms to generate the product " P ". This paper will be more focused on the optimization of this stage, which consists of the addition of all the partial products [5]. If speed is not an issue, the partial products can be added serially, reducing the design complexity. However, in highspeed design, the Wallace tree construction method is usually used to add the partial products in a tree-like fashion in order to produce two rows of partial products that can be added in the last stage. Although fast, since its critical path delay is proportional to the logarithm of the number of bits in the multiplier. In the last stage, the tworow outputs of the tree are added using any high-speed adder such as carry save adder to generate the output result.

## 3 HALF ADDER

Half adder is a combinational arithmetic circuit that adds two numbers and produces a sum bit (S) and carry bit (C) as the output. If A and B are the input bits, then sum bit (S) is the $\mathrm{X}-\mathrm{OR}$ of A and B and the carry bit (C) will be the AND of A and B. From this it is clear that a half adder circuit can be easily constructed using one X-OR gate and one AND gate.

| Inputs |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| A | B | S | C |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

Fig.1. Truth table of half adder
Fig. 1 shows the truth table of half adder circuit which shows that the sum is 1 when exactly one of the two inputs is one otherwise zero and carry is 1 when both the inputs are 1 .


Fig. 2 Schematic and realization of half adder
Fig. 2 shows the schematic of half adder and the logic circuit that shows how to realize half adder.

## 4 FULL ADDER

A full adder adds binary numbers and accounts for values carried in as well as out. A one-bit full adder adds three one-bit numbers, often written as $A, B$, and $C_{i n} ; A$ and $B$ are the operands, and $\mathrm{C}_{\text {in }}$ is a bit carried in from the next less significant stage.

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| A | B | $\mathrm{C}_{\text {in }}$ | $\mathrm{C}_{\text {out }}$ | S |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

Fig. 3 Truth table of full adder

Fig. 3 shows the truth table of full adder circuit in which there are three inputs $\mathrm{A}, \mathrm{B}$ and $\mathrm{C}_{\mathrm{in}}$ and two outputs $\mathrm{C}_{\text {out }}$ and Sum (S).


Fig. 4 Logic diagram of full adder
Fig. 4 shows the basic logic involves in a full adder. Two XOR gates, two AND gates and one OR gate is used.

## 5 RIPPLE CARRY ADDER

A simple ripple carry adder is a digital circuit that produces the arithmetic sum of two binary numbers. It can be constructed with full adders connected in cascade, with the carry output from each full adder connected to the carry input of the next full adder in the chain. Fig 5 shows the interconnection of four full adder (FA) circuits to provide a 4-bit ripple carry adder. Notice that from Fig 5 the input is from the right side because the first cell traditionally represents the least significant bit (LSB). Bits and $\mathrm{b}_{0}$ in the figure represent the least significant bits of the numbers to be added. The sum output is represented by the so-s3. The main problem with this type of adder is the delays needed to produce the carry out signal and the most significant bits. These delays increase with the increase in the number of bits to be added.


Fig. 5 4-bit Full Adder

## 6 CARRY LOOKAHEAD ADDER (CLA)

The carry look ahead adder (CLA) solves the carry delay problem by calculating the carry signals in advance, based on the input signals. It is based on the fact that a carry signal will be generated in two cases: (1) when both $a_{i}$ and $b_{i}$ are 1 , or (2) when one of the two bits is 1 and the carry-in is 1 . Thus, one can write,
$\mathrm{c}_{\mathrm{i}+1}=\mathrm{a}_{\mathrm{i}} \cdot \mathrm{b}_{\mathrm{i}}+\left(\mathrm{a}_{\mathrm{i}} \bigoplus b_{i}\right) . \mathrm{c}_{\mathrm{i}}$
$\mathrm{Si}_{\mathrm{i}}=\left(\mathrm{ai}_{\mathrm{i}} \oplus b_{\mathrm{i}}\right) . \bigoplus \mathrm{Ci}$
The above two equations can be written in terms of two new signals $P_{i}$ and $G_{i}$, which are shown as:


Fig. 6 Full adder at stage $i$ with $P_{i}$ and $G_{i}$ shown
$\mathrm{Ci}_{\mathrm{i}+1}=\mathrm{G}_{\mathrm{i}}+\mathrm{P}_{\mathrm{i}} . \mathrm{Cl}_{\mathrm{i}}$
$\mathrm{Si}_{\mathrm{i}}=\mathrm{Pi}_{\mathrm{i}} \oplus \mathrm{Ci}$
where

$$
\begin{aligned}
& \mathrm{G}_{\mathrm{i}}=\mathrm{a}_{\mathrm{i}} \mathrm{~b}_{\mathrm{i}} \\
& \mathrm{P}_{\mathrm{i}}=\mathrm{a}_{\mathrm{i}} \bigoplus b_{i}
\end{aligned}
$$

$G_{i}$ and $P_{i}$ are called the carry generate and carry propagate terms, respectively. Notice that the generate and propagate terms only depends on the input bits and thus will be valid after one and two gate delay, respectively. If one uses the above expression to calculate the carry signals, one does not need to wait for the carry to ripple through all the previous stages to find its proper value.

## 7 WALLACE TREE MULTIPLIER

Wallace tree multiplier consists of three step process, in the first step, the bit product terms are formed after the multiplication of the bits of multiplicand and multiplier, in second step, the bit product matrix is reduced to lower number of rows using half and full adders, this process continues till the last addition remains, in the final step, final addition is done using adders to obtain the result [1].

### 7.1 4x4 Wallace Tree Multiplier



Fig. 7 Multiplication of $4 \times 4$ numbers
Fig 7 shows the multiplication of two 4-bit numbers. The numbers are denoted by A and B where $a_{0}, a_{1}, a_{2}, a_{3}$ represents the bits of multiplicand A with $a_{0}$ as its least significant bit and $a_{3}$ as its most significant bit and $b_{0}, b_{1}$, $b_{2}, b_{3}$ represents the bits of multiplier B with $b_{0}$ as its least significant bit and $b_{3}$ as its most significant bit. The product of the two 4 -bit numbers is denoted by P which is of 8 -bit with $p_{0}$ as the least significant bit and $p_{7}$ as the most significant bit. Fig 7 shows the basic multiplication of two numbers and thus producing the result, P. Now the use of half adders and full adders is explained in next Fig. 8.


Fig. 8 Multiplication of two 4-bit numbers showing the adders used for addition of intermediate terms

Fig. 8 shows the multiplication of two numbers A and B as explained in Fig. 7 and producing its result as P. Fig. 8 explains the method of addition of different intermediate terms. The different intermediate terms formed after the multiplication of two 4-bit numbers are $a_{3} b_{3}, a_{2} b_{3}, a_{1} b_{3}$ $, a_{0} b_{3}, a_{3} b_{2}, a_{2} b_{2}, a_{1} b_{2}, a_{0} b_{2}, a_{3} b_{1}, a_{2} b_{1}, a_{1} b_{1}, a_{0} b_{1}$, $a_{3} b_{0}, a_{2} b_{0}, a_{1} b_{0}, a_{0} b_{0}$. Two intermediate terms in one column are added using a half adder and more than two terms in one column are added using full adder as explained in fig 8 . The sum obtained after each addition is denoted by $S_{i}$, where $i$ varies from 1 to 10 . Similarly carries are denoted by $C_{j}$, where $j$ varies from 1 to 10 and $Q_{k}$, denotes next carries, where $k$ varies from 0 to 3 .


Fig. 9 Structural representation of $4 \times 4$ multiplier
Fig. 9 shows the structural representation of $4 \times 4$ multiplier using half adders and full adders for the addition of intermediate terms formed after the multiplication of two numbers. Finally, the product output is shown, showing each bit of the product obtained.
$R_{0}$ to $R_{15}$ denotes the various product terms obtained at the first stage of multiplication. Product term $a_{0} b_{0}$ is represented by $\mathrm{R}_{0}$. Similarly the other product terms are represented by different notations from $R_{1}$ to $R_{15}$. The first
$a_{0} b_{0}$ which is denoted by $R_{0} . R_{1}$ and $R_{2}$ then become the inputs of the half adder to give two outputs, sum $S_{1}$ and carry $\mathrm{C}_{1}$. Sum $\mathrm{S}_{1}$ is nothing but the next bit of the product P which is denoted by $p_{1} . R_{3}, R_{4}$, and $R_{5}$ become the input bits of the full adder to give outputs as sum $S_{2}$ and carry $C_{2}$. Previous carry $C_{1}$ and sum $S_{2}$ becomes the input bits of next half adder to produce two outputs sum $\mathrm{S}_{6}$ and carry $\mathrm{C}_{6}$. Sum $S_{6}$ is the third bit of the product $P$ which is named as $p_{2}$. The remaining bits of the product $P$ i.e. $p_{3}, p_{4}, p_{5}, p_{6}, p_{7}$, $\mathrm{p}_{8}$ respectively are obtained in the same way as explained above.

### 7.2 8x8 Wallace Tree Multiplier



Fig. 10 Logic used in 8 bit Wallace Tree Multiplier
Fig. 10 shows the basic architecture and the steps involved in $8 \times 8$ wallace tree multiplier. The procedure of multiplication is same as that of $4 \times 4$ wallace multiplier. In the Wallace Tree method, the circuit is quite irregular although the speed of operation is high.

## 8 SIMULATION AND RESULTS

The VHDL simulation of the two multiplier is presented in this section. For simulation Modelsim tool is used. The waveform of the results are shown. Fig. 11 shows the multiplication of $4 \times 4$ multiplier and Fig. 12 shows the multiplication of $8 \times 8$ multiplier.


Fig. 11 Simulation Waveform for $4 \times 4$ multiplier


Table 2 : Example of $8 \times 8$

| Multiplier(Hex) | Multiplicand(Hex) | Product(Hex) |
| :--- | :--- | :--- |
| 3F | 77 | 1D49 |
| FF | FF | FE01 |

## 9 CONCLUSION AND FUTURE WORK

This paper presents two different nxn multipliers that are modeled using VHDL. This work is performed on 4-bit and 8 -bit unsigned data. Therefore it can be extended for higher value of $n$.

## References

[1] Whitney J. Townsend, Earl E. Swartzlander, Jr., and Jacob A. Abraham, "A comparison of Dadda and Wallace multiplier delays",The University of Texas at Austin, TX 78712.
[2] C. Jaya Kumar, R.Saravanan,"VLSI Design for Low Power Multiplier using Full Adder", European Journal of Scientific Research, ISSN 1450-216X ,Vol.72, No. 1 (2012), pp. 5-16.
[3] R. Naveen,K. Thanushkodi,C. Saranya," Reduction of Static Power Dissipation in Wallace Tree Multiplier", European Journal of Scientific Research, ISSN 1450-216X, Vol.84, No. 4 (2012), pp.522531
[4] Priyanka Gautam,R.S.Meena,"Designing of 4X4 Wallace Tree Multiplier Using 8T Higher Order Compressor", International Journal of Advanced Technology \& Engineering Research (IJATER).
[5] Naveen Kr. Gahlan, Prabhat Shukla, Jasbir Kaur,"Implementation of Wallace tree Multiplier Using Compressor", Vol 3(3),1194-1199.
[6] Dakupati.Ravi Sankar, Shaik Ashraf Ali,"Design of Wallace Tree Multiplier by Sklansky Adder",International Journal of Engineering Research and Applications (IJERA), ISSN:24489622,Vol.3,Issue 1,pp.1036-1040.

The table shown below describes the values taken for multipliers and multiplicands thereby obtaining the product result.

Table 1 : Example of $4 \times 4$

| Multiplier(Hex) | Multiplicand(Hex) | Product(Hex) |
| :--- | :--- | :--- |
| 5 | 7 | 23 |
| 9 | 7 | 3 F |
| F | F | E1 |


[^0]:    - Jasbir Kaur is currently working as Assistant Professor in Electronics and Electrical Communication Engineering in PEC University of Technology, India, PH-9876232454. E-mail: jasbirkaur70@yahoo.com
    - Kavita is currently pursuing masters degree program in electronics engineering in PEC University of Technology, India, PH-9467248606. Email: kavitasaharan@hotmail.com

